A novel nonvolatile memory effect involving H' motion in SiO, is illustrated in bulk Si and SO1 MOS devices. The technology is compatible with standard Si processing and potentially radiation tolerant.
I. INTRODUCTION
It has been known for quite some time that hydrogen plays an important role in the electrical and radiation response of MOS devices. The effects can be beneficial, for example, as in the case of the passivation of process-induced interface traps [ 1, 2] . They can also be detrimental as in the case of postirradiation interface trap density buildup [3-
51.
Recently, we have demonstrated that annealing Si/SiO2/Si structures in a hydrogen containing ambient introduces mobile Hf ions into the buried Si02 layer [6] . Changes in the H+ spatial distribution within the Si02 layer were electrically monitored by current-
The ability to directly probe reversible protonic motion in Si/SiO2/Si structures makes this an exemplar system to explore the physics and chemistry of hydrogen in the technologically relevant Si/SiOz structure. In this work, we illustrate that this effect can be used as the basis for a programmable nonvolatile field effect transistor (NVFET) memory that may compete with other Sibased memory devices. The power of this novel device is its simplicity; it is based upon standard Si/SiOz/Si technology and forming gas annealing, a common treatment used in integrated circuit processing. We also briefly discuss the effects of radiation on its retention properties.
II. EXPERIMENTAL DETAILS
Three different types of SO1 materials were investigated: separation by the implantation of oxygen (SIMOX), zone-melt-recrystallization (ZMR), and Unibond@. We also studied a standard thermal Si02 (40-nm thick) oxide capped with a nominally undoped chemicalvapor-deposited amorphous Si layer which crystallized when the structure was annealed at 1200°C for 2 h in Ar + 1% 0 2 . After etching test patterns in the top Si layer, wafers were annealed in either forming gas (FG) [7] . The buried oxide plays the role of the gate oxide and the top Si layer represents the transistor body. Two tips of a standard four point probe are placed on the top Si layer to form the source and drain point contacts, while the gate voltage is applied to the back of the Si substrate. Some capacitors were irradiated with 100 keV x-rays.
III. RESULTS AND DISCUSSION
Figure 1 (a) shows the hysteretic behavior of the Z-V curves on SMOX after it received a 550°C FG anneal. Similar features were observed upon annealing between 500 -800°C in FG. Curve 1 was recorded with a decreasing gate (substrate) bias (from positive to negative) after the bias was kept constant at the initial value (+ 40 V) for 5 min. Curve 2 was subsequently recorded using the opposite gate voltage sweep direction (from negative to positive) . after holding the gate bias at the * after curve 2 using the same procedure described for curve 1, showing the reversibility of the process.
The negative voltage shift AVin the I-V plots is caused by positive charges in the buried Si02 (areal density = 2 x 1012 cm-2). We suggest at this time that the observed hysteretic behavior is the result of an electric field induced migration of the charged ionic species from one SUSi02 interface to the other. This type of behavior was not observed after annealing in N2, showing that the presence of hydrogen in the anneal ambient triggers the hysteretic behavior. such as A I or Hg as compared to Si [9] , and the relatively rapid motion of this positive charge at room temperature as compared to Na' motion [ 101 collectively suggest that the mobile charge is H+. Figure 1 (b) shows the hysteretic behavior of the C-Vcurves on SIMOX buried oxide after it received a 550 "C FG anneal. Following the FG anneal the top Si was removed in KOH solution, and a metal gate was formed on the exposed oxide. The 3 curves were measured using the same sequences used in Fig. 1 (a) . Again, the negative voltage shift, AV, in the C-V plot is caused by positive charges in the buried Si02. However, since the semiconductor body is now the substrate Si (as illustrated in the insets), AV will now be maximum if the positive charges are located near the Si02/substrate-Si interface, i.e., the opposite interface as compared to the I-V measurements. Unlike in the Si/SiO2/Si device structure, reversing the gate bias polarity in the Si/SiO2/metal-gate capacitor 
MOSFET and MOS capacitor can be
The insets show a schematic of the devices used to explained by assuming that the charged measure the curves. species can escape the Si02 dielectric through the metal gate [8] , but are unable to exit At the conference, we will also discuss that through the Si substrate or top Si layer. It hysteresis loops are observed in the NVFET follows from the sequence in Fig 1. interfacial layer into the bulk of the buried Si02 layer was analyzed earlier [6] as a function of different gate voltages (VG) and different temperatures. As discussed in the full paper, the activation energy for motion of both the H or D related species is estimated to be -0.8 eV, identical to that reported for H' diffusion in SiO, [3, 5] . Our data and previous work on post-irradiation interfacy state censity buildup [3-51 suggest that H andD transports through the SiO, film by a process involving the formation and dissociation of bonds with bridging network oxygens. It is suggested that the defects so formed are positively charged and that the conduction proceeds by simple hopping of H ions from one bridging 0 bond site to another.
The mechanism can be exploited in the design of a nonvolatile field effect transistor (NVFET). For instance, an n-channel transistor can be changed to "normally on'' or "normally off" by applying a positive or negative gate (substrate) bias which will drift the protons to the top Si/SiO2 or substrate Si/SiO2 interface, respectively.
For a memory device this can be interpreted as writing the device to a bit state "1" or "O", respectively. To read the device, the zero bias drain current 10 is simply measured (high current then corresponds to logic state "l", low current to "O"), as visualized in Fig. 1 (a>.
For memory devices, a short write time is often desired. Figure 2 shows the IV characteristics of poly-Si/40 nm thermal oxide/Si structures. The oxides received a high temperature inert anneal to create a large density of oxygen vacancies to act as H, cracking sites as will be discussed later. The response time is approximately 30 msec. Since the protons move via a space charge limited current flow as illustrated in the full paper, proton motion speeds up dramatically in thinner oxides. That is, the speed of the proton transport, and hence the switching speed, is proportional to d-3, where d is the oxide thickness. For devices fabricated using a poly-Si-capped 10-nm thermal oxide substrate, a write h e of about 1 ms is anticipated at room temperature. These results demonstrate that NVFET-based memories can be fabricated using standard thermal oxides with poly-Si capping layers, so both bulk-Si and fully depleted SO1 based nonvolatile memories are achievable in this technology. Further details of the two types of implementations will be discussed in the full paper. FG anneal. Figure 3 shows the radiation response of the NVFET following a 100 krad (SiO,) irradiation at OV bias, typical operatini conditions for a SOI-based NVFET memory. Note that the "window" between the two states of the memory is virtually unchanged by radiation exposure at 0 V bias. Thus, SOI-based NVFET's has the potential to show excellent radiation response.
We now discuss a possible mechanism underlying the incorporation of mobile H+ ions in a Si/SiO2/Si structure. Si/SiO2 system. This makes it possible to investigate hydrogen chemistry and physics in the Si/SiO2 system in a fairly simple and straightforward manner. From an applied point of view protons in SiO, structures have great potential for application in the design of a new generation of non-volatile memories. This device is simple, completely compatible with bulk-Si and SO1 MOS processing, and potentially radiation-tolerant.
